



# Logic gates

- circuits that perform operations on digital waveforms or number representations
- logical operation



$$S1 \text{ and } S2 = L$$

- "black-box" version



one or more inputs, one or more outputs

- described by the "truth table"

S1	S2	L
0	0	0
0	1	0
1	0	0
1	1	1

Ex binary addition truth table:


	0	1	
0	0	1	
1	1	10	

⇒

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

OR gate

"if A is true, OR B is true, then  $\sigma$  is true"



$A, B = \emptyset$  or  $+V_0$   
ideal diodes

if at least one of the diodes is forward biased ( $A = V_0$  or  $B = V_0$ ) then  $\sigma = V_0$

A	B	$\sigma$
$\emptyset$	$\emptyset$	$\emptyset$
1	$\emptyset$	1
$\emptyset$	1	1
1	1	1

← in "units" of  $V_0$


⇒ the truth table is almost like that of addition

⇒  $\sigma = A + B$

possible:  $\geq 2$  inputs

AND gate

"if A is true AND B is true, then  $\sigma$  is true" (coincidence detector)



$A, B = \emptyset$  or  $+V_0$

if either diode is forward biased ( $A = \emptyset$  or  $B = \emptyset$ ) then  $\sigma = \emptyset$ , otherwise  $\sigma = +V_0$

A	B	$\sigma$
$\emptyset$	$\emptyset$	$\emptyset$
$\emptyset$	1	$\emptyset$
1	$\emptyset$	$\emptyset$
1	1	1

in units of  $V_0$

⇒ the truth table is like that of multiplication

$\sigma = A \cdot B$

$\geq 2$  input

• diode logic gates limited by degradation of signal ( $\sim 0.7V$ /gate) when several gates connected together. Also, they have limited # of inputs as each loads down  $V_0$  to a point where "1" is no longer recognized. Use transistors, op-amps ... instead!

Ex 1. Use truth table to prove De Morgan's theorem

$$\overline{A+B} = \bar{A} * \bar{B} \quad \overline{A*B} = \bar{A} + \bar{B}$$

A	B	A+B	$\overline{A+B}$	$\bar{A}$	$\bar{B}$	$\bar{A} * \bar{B}$	A*B	$\overline{A*B}$	$\bar{A} + \bar{B}$
0	0	0	1	1	1	1	0	1	1
0	1	1	0	1	0	0	0	1	1
1	0	1	0	0	1	0	0	1	1
1	1	1	0	0	0	0	1	0	0


12

Ex 2. reduce the circuit via truth table



A	A	A+A	$\overline{A+A}$	$\bar{A}$
0	0	0	1	1
1	1	1	0	0

Ex 3



A	B	$\bar{A}$	$\bar{B}$	$\bar{A} + \bar{B}$	$\overline{(\bar{A} + \bar{B})}$	A * B
0	0	1	1	1	0	0
0	1	1	0	1	0	0
1	0	0	1	1	0	0
1	1	0	0	0	1	1

2) Formally, using theorems

$$\overline{(\bar{A} + \bar{B})} = \bar{\bar{A} + \bar{B}} = A * B$$

⇒ De Morgan's theorem: all logic operations with only NOR gates or only NAND gates

## Aside: Boolean algebra

OR  $\Rightarrow$  just like addition (except  $1+1=1$  should be 10)

AND  $\Rightarrow$  just like multiplication

$\Rightarrow$  Operations of an algebra of a two-state variable called Boolean algebra (George Boole)

One more operation: negation (complementation) where  $1 \rightarrow 0$ ,  $0 \rightarrow 1$ .

Notation:  $A+B$ ,  $A*B$ ,  $\bar{A}$

A	B	$A+B$	$A*B$	$\bar{A}$
0	0	0	0	1
1	0	1	0	0
0	1	1	0	1
1	1	1	1	0

Gate types:



Algebraic rules (theorems):

$$A+A=A$$

$$A+\phi=A$$

$$\overline{(\bar{A})}=A$$

$$A*A=A$$

$$A*\phi=\phi$$

$$A+(A*B)=A$$

$$A+1=1$$

$$A+\bar{A}=1$$

$$A*(A+B)=A$$

$$A*1=A$$

$$A*\bar{A}=\phi$$

$$A*(\bar{A}+B)=A*B$$

etc.

$$\overline{A*B}=\bar{A}+\bar{B}$$

$$\overline{A+B}=\bar{A}*\bar{B}$$

$\leftarrow$  De Morgan's theorems

$\Rightarrow$  can generate all logical operations out of OR, AND, and NOT

• other logic gates

NOR



$$Q = \overline{A+B}$$

A	B	Q
0	0	1
0	1	0
1	0	0
1	1	0

NAND



$$Q = \overline{A*B}$$

A	B	Q
0	0	1
0	1	1
1	0	1
1	1	0

XOR



$$Q = (A+B) * \overline{A*B}$$

$$= A \oplus B$$

A	B	Q
0	0	0
0	1	1
1	0	1
1	1	0

exclusive OR : A or B, but not both

XNOR



$$Q = (A*B) + (\bar{A} * \bar{B})$$


A	B	Q
0	0	1
0	1	0
1	0	0
1	1	1

exclusive NOR: only if A and B same  
 $\Rightarrow$  equality detector


• IC logic gates

- improve reliability
  - reduce power dissipation
  - increase operating speed
- trade-off, usually

IC types	Speed	V (V <sub>o</sub> /V <sub>i</sub> )	Power	Fanout	
rare {	RTL	50 ns	0.2/0.9	10 mW	4
	DTL	25 ns	0.2/0.4	15 mW	8
	TTL	10 ns	0.3/3	20 mW	10
	ECL	2 ns	-1.5/-0.75	50 mW	24
	MOS	200 ns	0/3-15	0.3 mW	50



A



B


Figure 8.17  
 A: TTL NAND gate. B: CMOS AND gate.

negative logic

so far, "0"  $\rightarrow$   $\emptyset$  (or low) Voltage } positive logic  
 "1"  $\rightarrow$  +5V (or +ve) Voltage }

interchange the designation of logic levels  
 $\Rightarrow$  negative logic "0"  $\rightarrow$  +5V, "1"  $\rightarrow$   $\emptyset$ V

A	B	$\emptyset$
$\emptyset$ V	$\emptyset$ V	$\emptyset$ V
$\emptyset$ V	+5V	$\emptyset$ V
+5V	$\emptyset$ V	$\emptyset$ V
+5V	+5V	+5V




A	B	$\emptyset$
1	1	1
1	0	1
0	1	1
0	0	0

+ve logic:  $\emptyset = A * B$   
 -ve logic:  $\emptyset = A + B$  !

OR gate  $\leftrightarrow$  AND gate

inverter: logic level exchanger

Ex.




A	B	$\bar{A}$	$\bar{B}$	$A * \bar{B}$	$B * \bar{A}$	$(A * \bar{B}) + (B * \bar{A})$	$A \oplus B$
0	0	1	1	0	0	0	0
0	1	1	0	0	1	1	1
1	0	0	1	1	0	1	1
1	1	0	0	0	0	0	0

$\Rightarrow$  This is an XOR gate (A or B, but not both)

Ex negative logic on the input




i.e.




A	B	$\bar{B}$	$A * \bar{B}$	$\overline{A * \bar{B}} = Q$
0	0	1	0	1
0	1	0	0	1
1	0	1	1	0
1	1	0	0	1

Using only NAND gates:



Using only NOR gates:

$$A * \bar{B} = \bar{A} + \bar{\bar{B}} = \overline{\overline{\bar{A} + \bar{B}}}$$



because





The most general set of functions of two variables:

A	B	$F_0$	$F_1$	$F_2$	$F_3$	.....	$F_7$	$F_8$	.....	$F_{14}$	$F_{15}$
0	0	0	0	0	0		0	1		1	1
0	1	0	0	0	0		1	0		1	1
1	0	0	0	1	1		1	0		1	1
1	1	0	1	0	1		1	0		0	1
		↑ $\emptyset$	↑ $A \cdot B$ AND				↑ $A+B$ OR	↑ $\overline{A+B}$ NOR		↑ $\overline{A \cdot B}$ NAND	↑ 1

$F_0 = \emptyset$

$F_1 = A \cdot B$

$F_2 = A \cdot \overline{B}$

$F_3 =$

$F_4 =$

$F_5 =$

$F_6 =$

$F_7 = A+B, \text{ OR}$

$F_8 = \overline{A+B}, \text{ NOT OR} = \text{NOR}$

$F_9 =$

$F_{10} =$

$F_{11} =$

$F_{12} =$

$F_{13} =$

$F_{14} = \overline{A \cdot B} = \overline{F_1}, \text{ NOT AND} = \text{NAND}$


$F_{15} = 1$

EFTS: complete the above table.

Ex: algebraic simplification

$$\begin{aligned}
 G &= \underline{B\overline{C}\overline{D}} + \underline{\overline{A}BD} + \underline{ABD} + \underline{BC\overline{D}} + \underline{\overline{B}CD} + \underline{\overline{A}\overline{B}\overline{C}D} + \underline{A\overline{B}\overline{C}D} \\
 &= B\overline{D}(C+\overline{C}) + BD(\overline{A}+A) + \overline{B}CD + \overline{B}\overline{C}D(\overline{A}+A)
 \end{aligned}$$

## Logic-gate applications: adders



A	B	L	R
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

reads:

$$0+0=0$$

$$0+1=1$$


$$1+0=1$$

$$1+1=2$$

$$R = \overline{\overline{A+B}} + (A*B) = \overline{\overline{A+B}} * \overline{\overline{A*B}}$$

$$= (A+B) * (\overline{A} + \overline{B}) = \cancel{A\overline{A}} + A\overline{B} + B\overline{A} + \cancel{B\overline{B}}$$

$$= A \oplus B \leftarrow A+B \text{ but not } A*B \equiv \text{XOR}$$




$$L = A*B$$

⇒ adder of 2 bits with a carry, called

HALF-ADDER - because need to include the possibility that a carry bit (from another digit) affects the sum

To get a FULL ADDER, combine two HA.'s and an OR gate (needed for the case of a carry bit added to the sum generating a new carry):




**EFTS**: use the truth table of a full adder to verify its operation.

⇒ Now we can do non-trivial operations!

E.g. add two 4-bit numbers.

Stack F.A.s together:





$$\begin{array}{r} A \quad B \quad S \\ \hline 9 + 13 = 22 \\ 1001 + 1101 = 10110 \\ A_3 \quad A_0 \quad B_3 \quad B_0 \quad S_4 \quad S_0 \end{array}$$

N.B. 4-bit adder  
 $\Rightarrow$  5-bit result!  
 (max sum = 15+15=30)

The above is an example of a parallel adder, i.e. simultaneously operating on all bits.

Also possible: serial adder, operating on each bit in turn:



BIT DELAY: so that we allow the carry bit generated in the previous bit addition to modify the subsequent bit addition.

SERIAL

vs

PARALLEL

- one bit at a time, slow
- unlimited size of integers
- simple circuit



- many bits at once, fast
- max size of  $N^{\circ}$  fixed
- more complex circuit

serial:

- long-distance on 2-conductor line
  - rate is bits per second = baud rate  
 Max baud rate proportional to the bandwidth of the circuit:  $\leq 10 \text{ kHz} \Rightarrow 10 \text{ kbaud}$  for audio circuits (telephone)
  - Modem: modulator - demodulator
- |     |             |                       |            |
|-----|-------------|-----------------------|------------|
| Tx: | 2225 Hz = 1 | 2025 Hz = $\emptyset$ | } 300 baud |
| Rx: | 1270 Hz = 1 | 1070 Hz = $\emptyset$ |            |
- error correction: parity bits

parallel:

- short distances, multi-conductor lines
- often: bus configuration



All devices have access to all of the information but only respond when their address is "called"

Ex. Computer's internal buses; General-Purpose Interconnect Bus (GPiB); SCSI, etc.

Note: serial buses also possible: cars, USB

So far: circuit  $\rightarrow$  equation describing its operation <sup>(2)</sup>  
 or  
 the truth table  $\leftarrow$

What about the reverse?

Designing circuits for a given task

Ex. 1. two-way light switch.




A	B	Light	
1	1	ON	1
1	0	OFF	2
0	1	OFF	3
0	0	ON	4

all 4 change the state of the light


Recall:

AND: coincidence circuit, only one combination of inputs gives 1 on the output

OR: gathers together the 1's from different inputs.



$$O = (A * B) + (\bar{A} * \bar{B})$$



## Ex 2 Adder of two 4-bit numbers

Solution: four stacked full adders, as before

## Ex 3: Multiplier of two 4-bit numbers

Solution:

$$\begin{array}{r} A = 12_{10} \\ \times B = 13_{10} \\ \hline + 36 \\ + 12 \\ \hline 156_{10} \end{array}$$

$$\begin{array}{r} \times 1100_2 \\ \times 1101_2 \\ \hline + 1100 \quad \leftarrow \text{first "partial product"} \\ + 0000 \quad \leftarrow \text{second, shifted} \\ + 1100 \\ + 1100 \\ \hline 10011100_2 \end{array}$$

i.e. multiplication  $\rightarrow$  series of additions

Also possible: brute force approach; add A to itself B times, i.e.  $A \neq A$  while counting B down to  $\emptyset$ .


## Ex 4. 2-bit multiplication

$$\begin{array}{r} \times A_1 A_0 \\ \times B_1 B_0 \\ \hline (A_1 B_0)(A_0 B_0) \\ (A_1 B_1)(A_0 B_1) \\ \hline \dots \end{array}$$

where

A/B	0	1
0	0	0
1	0	1

$$\begin{array}{r} A_1 A_0 \quad B_1 B_0 \quad \sigma_3 \sigma_2 \sigma_1 \sigma_0 \\ \hline 4 \text{ inputs} = 16 \text{ lines} \\ \dots \end{array}$$



## Ex 5

A	B	C	X	Y	Z
1	1	1	0	0	0
1	1	0	0	1	1
1	0	1	0	1	1
1	0	0	1	0	0
0	1	1	0	0	1
0	1	0	1	0	0
0	0	1	1	1	0
0	0	0	0	1	1

For example, for X:


1) 3 miniterms




2) A=1 and B=0 and C=0


$$\Rightarrow A * \bar{B} * \bar{C}$$

3) Also:  $\bar{A} * B * \bar{C}$   
 $\bar{A} * \bar{B} * C$



4) use inverters to get  $\bar{A}, \bar{B}, \bar{C}$  ⇒ 

Finally:



$$X = (A * \bar{B} * \bar{C}) + (\bar{A} * B * \bar{C}) + (\bar{A} * \bar{B} * C)$$

A	B	C	X	Y	Z
1	1	1	0	0	0
1	1	0	0	1	1
1	0	1	0	1	1
1	0	0	1	0	0
0	1	1	0	0	1
0	1	0	1	0	0
0	0	1	1	1	0
0	0	0	0	1	1


FOR Y:

4 miniterms:

$$\begin{aligned}
 & A * B * \bar{C} \\
 & + A * \bar{B} * C \\
 & + \bar{A} * \bar{B} * C \\
 & + \bar{A} * B * \bar{C}
 \end{aligned}
 \left. \vphantom{\begin{aligned} & A * B * \bar{C} \\ & + A * \bar{B} * C \\ & + \bar{A} * \bar{B} * C \\ & + \bar{A} * B * \bar{C} \end{aligned}} \right\}
 \begin{aligned}
 & (A + \bar{A}) * \bar{B} * C \\
 & \bar{A} * \bar{B} * (C + \bar{C})
 \end{aligned}$$

$$A + \bar{A} = C + \bar{C} = 1$$

$$\Rightarrow Y = (A * B * \bar{C}) + (\bar{B} * C) + (\bar{A} * \bar{B})$$



Aside: we used here one of the theorems:

$$A + A = A$$

since we needed two "copies" of  $\bar{A} * \bar{B} * C$

The basic principle: interpret the truth table as a sum of products.

Programmable Logic Arrays (PLA's, or PAL's in old notation) allow implementation of arbitrary truth tables. Typically, one enters an equation, and the PLA gets burned-in so as to become a circuit implementing this equation. Often called "Glue logic". EX: Early IBM PC had ~100-200 IC's. Modern equivalent: 5-IC chipset: CPU, ICH... + 1 or 2 PLA's



# Digital Logic Devices

## Parity generator

parity = the simplest error-detection scheme

Convention: even or odd parity

Add an extra bit to every group of bits (7,8) so that the total number of "1"s is even (odd)

E.g. 
$$\begin{array}{r} 00100100 \\ 01101101 \end{array} + \begin{array}{r} 1 \\ \emptyset \end{array} \begin{array}{l} \text{odd parity / even parity} \\ \emptyset \\ 1 \end{array}$$

At the receiving end need a parity checker.

E.g. for even parity: error when the total number of bits in the bit group is odd, i.e. need an odd-parity detector.

For 4 bits:  $A_3 A_2 A_1 A_0$


1) divide into 2 groups,  $A_3 A_2$  and  $A_1 A_0$

2) possibilities:

# bits in:	$A_3 A_2$	$A_1 A_0$	total
	odd	odd	even
	odd	even	odd
	even	odd	odd
	even	even	even


i.e. an XOR of detected odd parities from subgroups

3) continue with procedure ...




N.B. can generalize to more bits


Ex a parity generator ...



vs. parity checker



Ex a digital comparator



$A_i$	$B_i$	$(A_i + B_i) * \overline{(A_i * B_i)}$
0	0	1
0	1	0
1	0	0
1	1	1

$A_i = B_i$


$(A_0 = B_0) * (A_1 = B_1) * (A_2 = B_2) * (A_3 = B_3)$

Note: parity error does not tell which of the bits is incorrect, only that there is an error  
 $\Rightarrow$  need re-transmission to correct.


Other algorithms are possible which may provide for self-correction capability.

Multiplexing / Demultiplexing

A multi-position switch:




- Send data to 1-of-8 lines: demux (data distributor)
- Receive data from 1-of-8 lines: mux (data selector)




The crucial device: 3-bit to 1-of-8-line decoder

A	B	C	$(CBA)_{10}$	$S_0$	$S_1$	$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	$S_7$
0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
0	1	0	2	0	0	1	0	0	0	0	0
1	1	0	3	0	0	0	1	0	0	0	0
0	0	1	4	0	0	0	0	1	0	0	0
1	0	1	5	0	0	0	0	0	1	0	0
0	1	1	6	0	0	0	0	0	0	1	0
1	1	1	7	0	0	0	0	0	0	0	1




Of course, an octal-to-binary encoder is possible:



# BCD and 7-segment displays

BCD: binary-coded-decimal, i.e. supply a decimal digit encoded in binary. Need 4 bits, and some upper combinations will go unused ( $2^4 - 1 = 15 = \text{max}$ ).




E.g. "1" = b & c  
 "2" = a & b & g & e & d

Truth table:

$A_3$	$A_2$	$A_1$	$A_0$	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
...										



## Diode matrix



$(CBA)_{10}$	WXYZ	$(WXYZ)_{10}$
0	1010	= 10
1	0100	= 4
...		
7	1101	= 13

$(WXYZ) = \text{"contents" at "address" } (CBA)$

$\Rightarrow$  a look-up table, permanent. = Read-Only Memory (ROM)